Director - Silicon Logical Design
Axelera AI · Remote
MeritLog read this listing from Axelera AI's Ashby job board and last checked it on September 12, 2026.
Source: the employer's Ashby job board. Open the original listing for current details.
Job details
- Work model
- Remote
- Salary
- Not listed by source
- Location
- Hybrid/Remote - Europe (incl. UK)
- Company website
- axelera.ai
Hiring context
How this role compares at Axelera AI
Axelera AI has 10 live roles in MeritLog’s catalog across 4 job families, and 2 of them are in data & analytics. 0 of those listings publish a pay range, a disclosure rate of 0%.
Axelera AI concentrates this hiring in:
Counted across the job boards MeritLog tracks, at the time this page was served. Pay comparisons use only listings that publish a complete range in the same currency and period.
What the role asks for
What you'd do
- Lead and grow the silicon logical (digital) design team, including RTL, integration, and design methodology
- Drive the translation of system and micro-architecture specifications into high-quality RTL implementations
- Own the end-to-end logical design execution for one or more SoCs, from concept through tape-out
- Partner closely with architecture, verification, physical design, DFT, software, and product teams to ensure robust and scalable designs
- Define and enforce best practices for RTL quality, coding standards, reuse, and design reviews
- Oversee block-level and top-level integration, ensuring performance, power, area, and schedule targets are met
- Support bring-up, debug, and silicon validation activities, including root-cause analysis of silicon issues
- Contribute to long-term technology and roadmap planning, including IP strategy and future architecture directions
- Mentor and develop engineers, fostering a culture of technical excellence, ownership, and collaboration
What they're asking for
- Extensive experience in digital / logical design for complex SoCs, with multiple successful tape-outsSkill
- Proven ability to lead and grow high-performing silicon design teamsSkill
- Strong expertise in RTL and micro-architecture development (SystemVerilog / Verilog)Skill
- Experience with large-scale SoC integration, including CPUs, accelerators, memory subsystems, and interconnectsSkill
- Solid understanding of performance, power, and area trade-offs in advanced process nodesSkill
- Experience working closely with verification and physical design teams to achieve functional and timing closureSkill
- Strong communication skills and the ability to operate at both strategic and hands-on technical levelsSkill
- Experience with AI/ML accelerators, GPUs, NPUs, or high-performance compute architecturesSkillPreferred
- Familiarity with industry-standard interconnects (e.g., AXI, NoC architectures)SkillPreferred
- Knowledge of low-power design techniques and multi-clock / multi-voltage systemsSkillPreferred
- Experience with silicon bring-up, post-silicon debug, and root-cause analysisSkillPreferred
- Experience working in a startup or fast-scaling environmentSkillPreferred
Parsed by MeritLog from the employer’s own posting. The full description follows below.
Job description
About Us Axelera AI https://www.axelera.ai is not your regular deep-tech company. We are creating the next-generation AI platform to support anyone who wants to help advancing humanity and improve the world around us. In just five years, we have raised a total of $370 million and have built a world-class team of 250+ employees (including 60+ PhDs with more than 40,000 citations), both remotely from 20 different countries and with offices in Belgium, France, Switzerland, Italy, the UK, headquartered at the High Tech Campus in Eindhoven, Netherlands. We have also launched our Metis™ AI Platform, which achieves a 3-5x increase in efficiency and performance, and have visibility into a strong business pipeline exceeding $100 million. Our unwavering commitment to innovation has firmly established us as a global industry pioneer. Are you up for the challenge? Position Overview We are seeking a Director of Silicon Logical Design to lead and scale our digital design organization. In this role, you will be responsible for the architectural realization, RTL implementation, and integration of complex AI accelerator SoCs from specification through tape-out. You will combine deep technical expertise with strong people leadership to drive execution, quality, and innovation across multiple silicon programs. This is a hands-on leadership role for someone who thrives at the intersection of architecture, implementation, and team building in a fast-paced startup environment. Key responsibilities: - Lead and grow the silicon logical (digital) design team, including RTL, integration, and design methodology - Drive the translation of system and micro-architecture specifications into high-quality RTL implementations - Own the end-to-end logical design execution for one or more SoCs, from concept through tape-out - Partner closely with architecture, verification, physical design, DFT, software, and product teams to ensure robust and scalable designs - Define and enforce best practices for RTL quality, coding standards, reuse, and design reviews - Oversee block-level and top-level integration, ensuring performance, power, area, and schedule targets are met - Support bring-up, debug, and silicon validation activities, including root-cause analysis of silicon issues - Contribute to long-term technology and roadmap planning, including IP strategy and future architecture directions - Mentor and develop engineers, fostering a culture of technical excellence, ownership, and collaboration Qualifications: - Extensive experience in digital / logical design for complex SoCs, with multiple successful tape-outs - Proven ability to lead and grow high-performing silicon design teams - Strong expertise in RTL and micro-architecture development (SystemVerilog / Verilog) - Experience with large-scale SoC integration, including CPUs, accelerators, memory subsystems, and interconnects - Solid understanding of performance, power, and area trade-offs in advanced process nodes - Experience working closely with verification and physical design teams to achieve functional and timing closure - Strong communication skills and the ability to operate at both strategic and hands-on technical levels + Preferred: - Experience with AI/ML accelerators, GPUs, NPUs, or high-performance compute architectures - Familiarity with industry-standard interconnects (e.g., AXI, NoC architectures) - Knowledge of low-power design techniques and multi-clock / multi-voltage systems - Experience with silicon bring-up, post-silicon debug, and root-cause analysis - Experience working in a startup or fast-scaling environment Location We offer a flexible working arrangement, with options to: - Work from one of our Axelera AI offices (Leuven in Belgium, Amsterdam and Eindhoven in the Netherlands, Zurich in Switzerland, Florence and Milan in Italy or Bristol in the United Kingdom) if you're already based in the vicinity. - Work fully remotely from any European country (incl. the UK) you are already in. - Relocate with us and work from Italy (Florence or Milan) or the Netherlands (Amsterdam or Eindhoven). What we offer This is your chance to shape and be part of a dynamic, fast-growing, international organization. We offer an attractive compensation package, including a pension plan, extensive employee insurances and the option to get company shares. An open culture that supports creativity and continual innovation is awaiting you. Collaborative ownership and freedom with responsibility is characteristic for the way we act and work as a team. At Axelera AI, we wholeheartedly embrace equal opportunity and hold diversity in the highest regard. Our steadfast commitment is to cultivate a warm and inclusive environment that empowers and celebrates every member of our team. We welcome applicants from all backgrounds to join us in shaping the future of AI.
Keep exploring
More Data & Analytics roles
- Product Operations AnalystInstawork · Not provided by source
- Trainer InternInstawork · On-site
- ML Engineer - Instawork RoboticsInstawork · Not provided by source
- Head of Quality Assurance - Instawork Robotics LabsInstawork · Not provided by source
- Data Collector & Annotator - Night ShiftInstawork · On-site
- Product Operations AnalystInstawork · On-site