Staff Analog Design Engineer

Job details

Work model

Hybrid

Salary

$155K - $250K

Location

Santa Clara

Hiring context

How this role compares at d-Matrix

d-Matrix has 39 live roles in MeritLog’s catalog across 4 job families, and 23 of them are in engineering. 30 of those listings publish a pay range, a disclosure rate of 77%.

This role's posted range of $155K - $250K sits above 7% of the 28 other d-Matrix roles quoted over the same currency and period.

Counted across the job boards MeritLog tracks, at the time this page was served. Pay comparisons use only listings that publish a complete range in the same currency and period.

What the role asks for

Parsed by MeritLog from the employer’s own posting. The full description follows below.

Job description

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration. We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together, we can help shape the endless possibilities of AI.  ROLE OVERVIEW d-Matrix is looking for a Staff Analog Design Engineer to lead analog-mixed signal IC design for our next-generation AI inference accelerators. This role owns circuit design for two critical subsystems: our in-memory-compute engine and the die-to-die serial interface that enables scale-out. You will drive design from schematic through silicon bring-up, guiding layout engineers working in deep sub-micron process nodes (7nm and below) and ensuring designs meet low-power performance targets across process-voltage-temperature corners. You will partner closely with layout engineers, backend/digital integration teams, and cross-site colleagues to deliver silicon-ready designs. This is a high-impact role for someone who wants to shape the analog foundations of state-of-the-art AI hardware. WHAT YOU WILL DO - Design analog-mixed signal circuits using industry-standard tools such as Cadence and Synopsys - Develop schematic-level circuit designs and conduct system-level performance analysis - Build test benches to support simulation and verification, including Monte Carlo yield analysis across PVT corners - Guide layout engineers on circuit layout in deep sub-micron process nodes (7nm and below), including hands-on minor layout adjustments as needed - Partner with backend engineers to integrate design and layout, and provide circuit models to support backend verification - Support testboard design for silicon bring-up, bench debug, and characterization - Build scripts to support silicon bring-up and test feature validation WHAT YOU WILL BRING - BS, MS, or PhD in Electrical Engineering with 5+ years of related professional experience in high-speed circuit design (e.g., phase interpolators, clocking, PLL design) - Experience with schematic capture, SPICE simulation, and Monte Carlo simulation - Experience with circuit layout, extraction, and back-annotated simulation - Experience with channel modeling using MATLAB or similar tools - Strong cross-functional communication and collaboration skills, with the ability to work effectively across distributed, cross-site teams - Strong analytical and problem-solving skills, with the ability to manage multiple priorities in a fast-paced environment PREFERRED QUALIFICATIONS We'd be excited about candidates with deep expertise in any one of the following areas: - SerDes verification & characterization - building/maintaining analog verification infrastructure (testbenches, regressions, Monte Carlo campaigns), migrating blocks across process nodes, or reliability analysis (EM, IR drop, ESD/latch-up) - Clocking & CDR - ownership of a low-jitter PLL, phase interpolator, or CDR loop through silicon at 25 Gbps+ per lane, including bang-bang/baud-rate/DSP-assisted CDR architectures - TX/RX datapath - high-speed driver or receive front-end design (CTLE, VGA, samplers), DFE/FFE equalization, or PAM4/DSP-based receiver architectures - Die-to-die interconnect experience (UCIe, BoW, or proprietary D2D PHY), familiarity with relevant specs (OIF CEI-112G/224G, IEEE 802.3, PCIe Gen6/7), or standards body participation Equal Opportunity Employment Policy d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day. d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.