EngineeringOn-site

Senior FPGA Engineer (Algo)

DRW · On-site

Apply

Last seen by MeritLog September 8, 2026Source: GreenhouseSource version: greenhouse-job-board-v1

MeritLog read this listing from DRW's Greenhouse job board and last checked it on September 8, 2026.

Source: the employer's Greenhouse job board. Open the original listing for current details.

Job details

Work model: On-site
Salary: $150,000 – $250,000 per year
Location: Chicago

Hiring context

How this role compares at DRW

DRW has 161 live roles in MeritLog’s catalog across 9 job families, and 73 of them are in engineering. 68 of those listings publish a pay range, a disclosure rate of 42%.

This role's posted range of $150,000 – $250,000 per year sits above 43% of the 67 other DRW roles quoted over the same currency and period.

DRW concentrates this hiring in:

Counted across the job boards MeritLog tracks, at the time this page was served. Pay comparisons use only listings that publish a complete range in the same currency and period.

What the role asks for

What you'd do

Architect and implement new FPGA applications (synthesis, place & route, static timing analysis, documentation) from the ground up
Research and evaluate a variety of cutting-edge FPGA hardware and technologies
Propose creative solutions to overcome FPGA/hardware limitations
Liaise directly with software and other design teams
Conduct lab debugging and characterization of new hardware
Bachelor’s degree or higher, Computer/Electrical Engineering with 3+ years of experience within the field; (Master’s degree or higher also counts for experience)
Solid Hardware Engineering experience, especially with FPGA
Highly autonomous with a can-do attitude able to lead an FPGA based project from system requirements to production
Strong capacity to quickly evaluate FPGA based project feasibility based on hardware limitation
Strong skills in RTL logic design (Verilog) and verification; 2+ years of experience writing Verilog
Experience in FPGA design flow including synthesis, place & route , static timing analysis is required
Experience with the design of system-on-chip (SOC) architectures, memory & processor subsystems, networking, and peripheral interconnect is required
Knowledge of the TCP/IP stack
Strong working knowledge of either XILINX or ALTERA FPGA design flow
Experience with functional verification utilizing high-level methodologies (e.g. System Verilog) is a plus.
Excellent research and data gathering skills

Parsed by MeritLog from the employer’s own posting. The full description follows below.

Job description

DRW is a diversified trading firm with over 3 decades of experience bringing sophisticated technology and exceptional people together to operate in markets around the world. We value autonomy and the ability to quickly pivot to capture opportunities, so we operate using our own capital and trading at our own risk. Headquartered in Chicago with offices throughout the U.S., Canada, Europe, and Asia, we trade a variety of asset classes including Fixed Income, ETFs, Equities, FX, Commodities and Energy across all major global markets. We have also leveraged our expertise and technology to expand into three non-traditional strategies: real estate, venture capital and cryptoassets. We operate with respect, curiosity and open minds. The people who thrive here share our belief that it’s not just what we do that matters–it's how we do it. DRW is a place of high expectations, integrity, innovation and a willingness to challenge consensus. We are currently seeking a FPGA Engineer to join one of our trading teams. While DRW has been leveraging FPGA technology for a number of years, you will have the opportunity to build an FPGA application from scratch for an existing team. We’re seeking a candidate that has a strong understanding of software and hardware interaction. This person will participate in the full development lifecycle, including system and block level testing, of low latency high throughput FPGA design. This role is for the Chicago office only. Responsibilities: • Architect and implement new FPGA applications (synthesis, place & route, static timing analysis, documentation) from the ground up • Research and evaluate a variety of cutting-edge FPGA hardware and technologies • Propose creative solutions to overcome FPGA/hardware limitations • Liaise directly with software and other design teams • Conduct lab debugging and characterization of new hardware Candidate Requirements: • Bachelor’s degree or higher, Computer/Electrical Engineering with 3+ years of experience within the field; (Master’s degree or higher also counts for experience) • Solid Hardware Engineering experience, especially with FPGA • Highly autonomous with a can-do attitude able to lead an FPGA based project from system requirements to production • Strong capacity to quickly evaluate FPGA based project feasibility based on hardware limitation • Strong skills in RTL logic design (Verilog) and verification; 2+ years of experience writing Verilog • Experience in FPGA design flow including synthesis, place & route , static timing analysis is required • Experience with the design of system-on-chip (SOC) architectures, memory & processor subsystems, networking, and peripheral interconnect is required • Knowledge of the TCP/IP stack • Strong working knowledge of either XILINX or ALTERA FPGA design flow • Experience with functional verification utilizing high-level methodologies (e.g. System Verilog) is a plus. • Excellent research and data gathering skills The annual base salary range for this position is $150,000 to $250,000 depending on the candidate’s experience, qualifications, and relevant skill set. The position is also eligible for an annual discretionary bonus. In addition, DRW offers a comprehensive suite of employee benefits including group medical, pharmacy, dental and vision insurance, 401k (with discretionary employer match), short and long-term disability, life and AD&D insurance, health savings accounts, and flexible spending accounts. For more information about DRW's processing activities and our use of job applicants' data, please view our Privacy Notice at https://drw.com/privacy-notice. California residents, please review the California Privacy Notice for information about certain legal rights at https://drw.com/california-privacy-notice. #LI-BL1

Keep exploring

More Engineering roles

Search all jobs