Principal Debug Validation Engineer
Graphcore · On-site
MeritLog read this listing from Graphcore's Greenhouse job board and last checked it on September 9, 2026.
Source: the employer's Greenhouse job board. Open the original listing for current details.
Job details
- Work model
- On-site
- Salary
- Not listed by source
- Location
- Austin, Texas, United States
Hiring context
How this role compares at Graphcore
Graphcore has 190 live roles in MeritLog’s catalog across 5 job families, and 148 of them are in engineering. 0 of those listings publish a pay range, a disclosure rate of 0%.
Graphcore concentrates this hiring in:
Counted across the job boards MeritLog tracks, at the time this page was served. Pay comparisons use only listings that publish a complete range in the same currency and period.
What the role asks for
What you'd do
- Plan, design, develop and debug silicon validation tests in bare metal C/C++ on FPGA/Emulator prior to first silicon
- Deploy silicon validation tests on first silicon and debugging them
- Develop automated test framework and regression test suites in Python to optimize validation efficiency
- Collaborate closely with engineers from many other disciplines on a variety of topics
- Work with Validation and Production Test engineering peers to implement best practices and continuous improvements to test methodologies
- Analyse test results, identify and debug failures/defects
- Contribute to shared test and validation infrastructure
- Provide feedback to architects
- Understanding of ML applications and their workloads
- A self-starter who can apply independent judgement
- A team player able to lead and support colleagues with difficult concepts
- Strong experience in Bare metal / embedded C/C++
- Excellent problem-solving, analytical & diagnostic skills
- Ability to work across teams and programming languages to find root causes of critical and complex issues
- Experience of the post-silicon validation process applied in digital ASIC environments
- Python, Linux
- Excellent communication skills and the ability to explain difficult concepts to resolve issues
What they're asking for
- 5 to 10 years’ experienceExperiencePreferred
- Experience building and leading, multi-site teamsSkillPreferred
- Driver level experience with one or more of the following is highly desirable:SkillPreferred
- Memory technologies (LPDDR, DDR, HBM, …)SkillPreferred
- Other peripherals such as I2C, I3C, SPI, …SkillPreferred
- Good knowledge of mixed-signal building blocks such as PLLs, high speed PHYs and IC control/communication protocols is highly desirable.SkillPreferred
- Experience of Arm CPUs, System IP and debug tools.SkillPreferred
- Experience of AMBA protocols.SkillPreferred
- Experience in Characterization, Failure Analysis, Test Development, Statistical analysis,SkillPreferred
Parsed by MeritLog from the employer’s own posting. The full description follows below.
Job description
Principal Embedded SW/FW Engineer (Bringup) - Austin, Tx, USA Job Summary We have an exciting opportunity to be part of a collaborative, cross-functional development team validating cutting-edge, high-performance AI chips and platforms. You will play a key role in supporting new product introductions and post-silicon validation. Working within the Post-Silicon Validation team, you will be involved with bringing first silicon to life, functionally validating it and working closely with many other teams to help it become a fully characterised and working product, reporting project status/progress to program management on a regular basis. You will have the opportunity to provide technical guidance to other engineering team members. In this role, you can leverage our experience and industry knowledge to architect and drive implementation of continuous improvements to test infrastructure and processes. The Team The Post-Silicon Bringup team sits within the Architecture and Validation team, we are responsible for bringup and validation of new silicon when it returns from manufacture, enabling and supporting the production SW and FW teams to bring up their software and supporting the Silicon Characterisation team. Responsibilities and Duties • Plan, design, develop and debug silicon validation tests in bare metal C/C++ on FPGA/Emulator prior to first silicon • Deploy silicon validation tests on first silicon and debugging them • Develop automated test framework and regression test suites in Python to optimize validation efficiency • Collaborate closely with engineers from many other disciplines on a variety of topics • Work with Validation and Production Test engineering peers to implement best practices and continuous improvements to test methodologies • Analyse test results, identify and debug failures/defects • Contribute to shared test and validation infrastructure • Provide feedback to architects Candidate Profile Essential: • Understanding of ML applications and their workloads • A self-starter who can apply independent judgement • A team player able to lead and support colleagues with difficult concepts • Strong experience in Bare metal / embedded C/C++ • Excellent problem-solving, analytical & diagnostic skills • Ability to work across teams and programming languages to find root causes of critical and complex issues • Experience of the post-silicon validation process applied in digital ASIC environments • Python, Linux • Excellent communication skills and the ability to explain difficult concepts to resolve issues Desirable • 5 to 10 years’ experience • Experience building and leading, multi-site teams • Driver level experience with one or more of the following is highly desirable: • PCIe • Ethernet • Memory technologies (LPDDR, DDR, HBM, …) • Other peripherals such as I2C, I3C, SPI, … • Good knowledge of mixed-signal building blocks such as PLLs, high speed PHYs and IC control/communication protocols is highly desirable. • Experience of Arm CPUs, System IP and debug tools. • Experience of AMBA protocols. • Experience in Characterization, Failure Analysis, Test Development, Statistical analysis,
Keep exploring
More Engineering roles
- Senior Consultant - Medtech QMS Complaintsveeva · Remote
- Platform Engineer - Commercial Services Toolsveeva · Remote
- Solution Consultant - Qualityveeva · On-site
- Senior Consultant - Safetyveeva · On-site
- Senior Technical Consultant - Front-end Developmentveeva · Remote
- Associate Software Engineer - 2027 Start Datesveeva · On-site