Senior FPGA Design Engineer

Job details

Work model

Not provided by source

Salary

$112,000 – $280,000 per year

Location

Needham, MA

Hiring context

How this role compares at HPR

HPR has 10 live roles in MeritLog’s catalog across 2 job families, and 9 of them are in engineering. 10 of those listings publish a pay range, a disclosure rate of 100%.

Counted across the job boards MeritLog tracks, at the time this page was served. Pay comparisons use only listings that publish a complete range in the same currency and period.

What the role asks for

Parsed by MeritLog from the employer’s own posting. The full description follows below.

Job description

HPR is a leading provider of high-performance and ultra-low latency electronic trading and capital markets infrastructure solutions offered as a managed service. Our cutting-edge technology is used by tier-1 financial institutions to monitor and execute trades rapidly and efficiently. As we continue to innovate and grow, we’re searching for a forward-thinking Senior FPGA Design Engineer to help us build the future of capital markets infrastructure. As a Senior FPGA Design Engineer at HPR, you will: • Design, develop, optimize, and maintain high-performance FPGA compute and networking systems used in electronic trading • Own the RTL design process from specification and coding through synthesis and FPGA implementation • Partner with design verification engineers to review and execute comprehensive test plans • Lead and mentor junior engineers, promoting our culture of continuous learning and collaboration • Contribute to improving our development processes, tools, and methodologies Required Qualifications • BS/MS in Computer Engineering, Electrical Engineering, Computer Science, or related • 5+ years of experience in digital logic design for FPGAs or ASICs • Proficiency in SystemVerilog (preferred) or VHDL • Deep understanding of computer architecture and digital design concepts • Experience with industry-standard simulation and debugging tools (e.g., VCS, Verdi) • Comfortable working in a Linux environment • Strong problem solving, debugging, and communication skills Desired Qualifications • Experience working with Xilinx and/or Altera FPGAs • Familiarity with FPGA architecture and advanced design techniques, including optimizations for synthesis and timing closure • In-depth knowledge of networking protocols (IP, TCP, UDP) • Experience with high-speed interfaces (PCIe, Ethernet, and/or DDR) • Familiarity with C programming and scripting in Python and/or Perl Compensation: In compliance with Massachusetts law, the anticipated annual base salary range for this position is $112,000 to $280,000. Please note that this range represents the expected base salary for this role at the time of posting. The final offer may vary based on factors such as the candidate's experience, skills, and qualifications. This range does not include other forms of compensation such as potential bonuses, equity, or benefits. This position requires being on-site at our office in Needham, MA full-time (5 days per week) HPR does not currently provide employment sponsorship Hyannis Port Research is an Equal Opportunity Employer and is committed to providing a workplace free from discrimination and harassment. All employment decisions are made without regard to any characteristic protected by applicable federal, state, or local law. We are committed to providing reasonable accommodations to qualified individuals with disabilities throughout the application and hiring process and during employment, consistent with applicable law. Applicants who require an accommodation to participate in the application or interview process or will require accommodation if hired should contact us via the "Connect With Us" button on our Careers page.