Design Verification Engineer
SambaNova · On-site
MeritLog read this listing from SambaNova's Greenhouse job board and last checked it on September 12, 2026.
Source: the employer's Greenhouse job board. Open the original listing for current details.
Job details
- Work model
- On-site
- Salary
- Conflicting source ranges
- Location
- San Jose, California, United States
Hiring context
How this role compares at SambaNova
SambaNova has 55 live roles in MeritLog’s catalog across 9 job families, and 30 of them are in engineering. 0 of those listings publish a pay range, a disclosure rate of 0%.
SambaNova concentrates this hiring in:
Counted across the job boards MeritLog tracks, at the time this page was served. Pay comparisons use only listings that publish a complete range in the same currency and period.
What the role asks for
What you'd do
- Develop and execute comprehensive verification plans for complex chip-level control and initialization features
- Develop SystemVerilog/UVM based verification environments, test sequences, checkers, assertions, and functional coverage
- Verify complex sequencing, dependencies, state transitions, and recovery scenarios across multiple chip subsystems
- Develop directed and constrained-random tests to identify architectural and implementation corner cases
- Closely work with architects, RTL designers, firmware, and other verification teams to understand design intent and drive verification closure
- Debug simulation and regression failures and work with design teams to root-cause and resolve issues
- Analyze regression failures, functional and code coverage and drive verification to closure
What they're asking for
- B.S. in Computer Science, Computer Engineering, or related fieldEducation
- 5+ years relevant industry experienceExperience
- Strong understanding of digital design, SoC architecture, and verification methodologiesSkill
- Strong proficiency in SystemVerilog and UVM is requiredSkill
- Experience with constrained-random verification, functional coverage, and assertion-based verificationSkill
- Good understanding of chip initialization, control sequencing, clocking, and cross-domain interactionsSkill
- Strong simulation debug and problem-solving skillsSkill
- Proficiency in scripting languages, e.g. Python, Perl, TCL and shell scripting, etc. is requiredSkill
- Familiarity with CDC/RDC concepts and verification methodologiesSkillPreferred
- Fluency in Claude / AI tools for verification development and debugSkillPreferred
Parsed by MeritLog from the employer’s own posting. The full description follows below.
Job description
SambaNova is a leader in next-generation AI infrastructure, delivering a full-stack inference platform for customers worldwide. At the core of SambaNova's technology is the RDU (Reconfigurable Dataflow Unit) - a chip built on a dataflow architecture rather than the traditional GPU model. Its decode performance is especially strong for agentic workloads like multi-turn agents, code generation, and long-running applications. RDUs are packaged into SambaRack, rack-scale hardware that lets customers deploy state-of-the-art models with better performance, greater energy efficiency, and faster time to value. About the team The Design Verification team works on the RDU, SambaNova's chip for machine learning and AI workloads. This group focuses on chip-level control and initialization: sequencing, state transitions, clocking, and recovery across multiple subsystems on the chip. You'll build SystemVerilog and UVM verification environments alongside architects, RTL designers, and firmware engineers, and take ownership of verification plans from first draft through closure. The team works closely with the broader verification organization, so debugging and root-causing issues often means coordinating across groups rather than working in isolation. About the role SambaNova Systems is looking for a talented and motivated Design Verification Engineer, DFT to help us build state of the art RDU chips for machine learning and artificial intelligence. Responsibilities • Develop and execute comprehensive verification plans for complex chip-level control and initialization features • Develop SystemVerilog/UVM based verification environments, test sequences, checkers, assertions, and functional coverage • Verify complex sequencing, dependencies, state transitions, and recovery scenarios across multiple chip subsystems • Develop directed and constrained-random tests to identify architectural and implementation corner cases • Closely work with architects, RTL designers, firmware, and other verification teams to understand design intent and drive verification closure • Debug simulation and regression failures and work with design teams to root-cause and resolve issues • Analyze regression failures, functional and code coverage and drive verification to closure Required Qualifications • B.S. in Computer Science, Computer Engineering, or related field • 5+ years relevant industry experience • Strong understanding of digital design, SoC architecture, and verification methodologies • Strong proficiency in SystemVerilog and UVM is required • Experience with constrained-random verification, functional coverage, and assertion-based verification • Good understanding of chip initialization, control sequencing, clocking, and cross-domain interactions • Strong simulation debug and problem-solving skills • Proficiency in scripting languages, e.g. Python, Perl, TCL and shell scripting, etc. is required Preferred Qualifications • Familiarity with CDC/RDC concepts and verification methodologies • Fluency in Claude / AI tools for verification development and debug Base Salary Range: Base Pay Range $120,000-$200,000 USD Submission Guidelines Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified. EEO Policy SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws. Benefits Summary for US-Based, Full-Time Employment Positions SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.
Keep exploring