Front End Design Verification Engineer

Job details

Work model

Not provided by source

Salary

$100,000 – $500,000

Location

Santa Clara, California, United States; Spain

Other jobs from this company

How this role compares at Tenstorrent

Tenstorrent has 125 live roles in MeritLog’s job list across 11 job types, and 75 of them are in engineering. 0 of those jobs list a pay range. That is 0%.

These counts use the job boards we track and were checked within the last five minutes. We compare only full pay ranges in the same currency and time period.

Job description

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is looking for a Front End Design Verification Engineer to help verify the fetch unit for our next generation of high-performance RISC-V CPU cores. You’ll work on the logic responsible for keeping the processor fed with the right instructions at the right time-from instruction fetch and prediction through decode and dispatch. You’ll partner closely with CPU architects and RTL designers to develop verification strategies, create sophisticated tests, debug complex failures, and ensure the front end behaves correctly across a wide range of workloads and corner cases. This is an opportunity to make a direct impact on the performance and correctness of a high performance out-of-order CPU. This role is remote, based out of North America or Spain. We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting. Who You Are • A hands-on verification engineer who enjoys digging into complex processor behavior and finding subtle bugs. • Comfortable working with CPU front-end concepts such as instruction fetch, branch prediction, instruction decode, queues, and dispatch. • A strong problem solver who can move between specifications, RTL, simulations, and waveforms to identify root causes. • Collaborative and proactive, with the ability to work closely with architects, RTL designers, and other DV engineers. • Curious about high-performance CPUs and excited to learn how microarchitectural decisions impact real-world processor performance. What We Need • 6+ years of experience in design verification for CPUs, SoCs, ASICs, or other complex digital designs. • Strong experience with SystemVerilog and UVM, including constrained-random testing, assertions, functional coverage, and testbench development. • Solid understanding of CPU architecture, with familiarity in areas such as pipelines, instruction fetch/decode, branch prediction, speculative execution, or out-of-order execution. • Experience debugging RTL and simulation failures using waveforms and standard simulation/debug tools. • Strong programming skills in C/C++ and/or Python, with the ability to collaborate effectively across architecture, RTL, DV, and software teams. What You Will Learn • Gain deep experience verifying the front end of a high-performance, out-of-order RISC-V CPU. • Learn how instruction fetch, branch prediction, decode, and dispatch work together to keep a modern CPU pipeline running efficiently. • Develop expertise in verifying speculative execution and the complex corner cases created by branches, redirects, exceptions, and pipeline flushes. • Learn how architectural specifications and microarchitectural designs translate into RTL and comprehensive verification environments. • Work alongside CPU architects and RTL engineers on processors designed for demanding AI, HPC, and high-performance computing workloads. Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made. Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer. This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.

• Senior Engineering Manager - BackendDatabricks · On-site
• Staff Software Engineer - Data PlatformDatabricks · On-site
• Sr. Staff Software Engineer - Observability, Insights & GovernanceDatabricks · On-site
• Software Engineer - Database Engine InternalsDatabricks · On-site
• Manager, Forward Deployed EngineeringDatabricks · Hybrid
• Sr. Forward Deployed Engineer (FDE) - Financial ServicesDatabricks · On-site